Dual segmentation approximate multiplier

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Approximate Lagrange Multiplier Rule

In this paper, we show that for a large class of optimization problems, the Lagrange multiplier rule can be derived from the so-called approximate multiplier rule. In establishing the link between the approximate and the exact multiplier rule we first derive an approximate multiplier rule for a very general class of optimization problems using the approximate sum rule and the chain rule. We als...

متن کامل

Approximate solution of dual integral equations

‎We study dual integral equations which appear in formulation of the‎ ‎potential distribution of an electrified plate with mixed boundary‎ ‎conditions‎. ‎These equations will be converted to a system of‎ ‎singular integral equations with Cauchy type kernels‎. ‎Using‎ ‎Chebyshev polynomials‎, ‎we propose a method to approximate the‎ ‎solution of Cauchy type singular integral equation which will ...

متن کامل

‎Bounded approximate connes-amenability of dual Banach algebras

 We study the notion of bounded approximate Connes-amenability for‎ ‎dual Banach algebras and characterize this type of algebras in terms‎ ‎of approximate diagonals‎. ‎We show that bounded approximate‎ ‎Connes-amenability of dual Banach algebras forces them to be unital‎. ‎For a separable dual Banach algebra‎, ‎we prove that bounded‎ ‎approximate Connes-amenability implies sequential approximat...

متن کامل

Dual-Field Multiplier Architecture for Cryptographic Applications

The multiplication operation in finite fields GF (p) and GF (2) is the most often used and timeconsuming operation in the harware and software realizations of public-key cryptographic systems, particularly elliptic curve cryptography. We propose a new hardware architecture for fast and efficient execution of the multiplication operation in this paper. The proposed architecture is scalable, i.e....

متن کامل

A dual precision IEEE floating-point multiplier

We present a design of an IEEE oating-point multiplier capable of performing either a double-precision multiplication or a single-precision multiplication. In single-precision the la-tency is two clock cycles and in double-precision the latency is three clock cycles, where each pipeline stage contains roughly fteen logic levels. A single-precision multiplication can be followed immediately by a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Electronics Letters

سال: 2021

ISSN: 0013-5194,1350-911X

DOI: 10.1049/ell2.12243